



SK hynix AI-Specific Computing Memory Solution: From AiM device to Heterogeneous AiMX-xPU System for Comprehensive LLM Inference

[Guhyun Kim](#)¹, Jinkwon Kim¹, Nahsung Kim¹, Woojae Shin¹, Jongsoon Won¹, Hyunha Joo¹, Haerang Choi¹, Byeongju An¹, Gyeongcheol Shin¹, Dayeon Yun¹, Jeongbin Kim¹, Changhyun Kim¹, Ilkon Kim¹, Jaehan Park¹, Yosub Song¹, Byeongsu Yang¹, Hyeongdeok Lee¹, Seungyeong Park¹, Wonjun Lee¹, Seonghun Kim¹, Yonghoon Park¹, Yousub Jung¹, Gi-Ho Park², and Euicheol Lim¹


¹SK hynix inc, ²Sejong University

- 
- **Recap Accelerator-in-Memory (AiM) & AiMX**
 - **System Extensions of AiMX Card for Datacenter**
 - **AiM & AiMX for On-device AI**
 - **Design Choices for Future AiM/AiMX**
 - **Conclusion**

Recap Accelerator-in-Memory (AiM) and AiMX



Is LLM Sustainable?



Too Expensive Operating Expenditure

Microsoft's and Google's AI plans clouded by concerns of rising costs

Tech giants tout hold

AI Is Pushing The World

Toward An Energy Crisis
Sam Altman Invests in Energy Startup
Focused on AI Data Centers

Investment by OpenAI CEO highlights artificial intelligence's electricity appetite

By Amrith Rankumar
April 22, 2024 5:00 am ET

THE WALL STREET JOURNAL.

Shares in the social-media company fell more than 12% after it revealed AI investment plans while reporting record revenue

By Salvador Rodriguez
Updated April 24, 2024 6:01 pm ET



THE WALL STREET JOURNAL.

Large Language Model – Memory Bound

LLM Architecture

- Mainly Consists of Matrix-Vector Multiplications (or GEMV)

Transformer Architecture




(*) Assumptions: batch1 inference during output token generation phase

Matrix-Vector Multiplication

- GEMV: Memory BW-Bound with Low Arithmetic Intensity

Matrix-Vector Multiplication (GEMV)


$$y \leftarrow \alpha Ax + \beta y$$




Accelerator-in-Memory: "True All-Bank Parallelism"

SK hynix's First GDDR6-based Processing-in-Memory Product Sample

GDDR6-AiM Package



GDDR6-AiM Die Photograph



GDDR6-AiM Specification* (per die)

(External) Bandwidth**	32 GB/s
Operating Speed	1 GHz
Compute Throughput**	512 GFLOPS
Internal Bandwidth**	512 GB/s
Numeric Precision	BF16

AiMX Card Prototype



AiMX Card Prototype Specification

Host Interface	PCIe Gen3 x8x8 (bifurcated)	
Form Factor	FHFL (A100/A30 compatible)	
Configuration	2 FPGA*** x 16 AiM package	
AiM	Capacity	16 GB
	Bandwidth	170 GB/s (@2.67Gbps****)

(*) S.Lee et al., ISSCC'22


(**) Defined as a peak during burst operations

(***) Xilinx Virtex UltraScale+ (VU9P)

(****) 1/6 of peak data rate of GDDR6, 16Gbps (or 1TB/s)

Current Status of AiMX

AiM SDK Arch.



Live DEMO in 2023



For Detailed Information..

- *[ISSCC'22/JSSC'22] A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications"*
- **[HC35] Memory-Centric Computing with SK Hynix's Domain-Specific Memory**
- *[SC23] Cost-Effective LLM Inference Solution Using SK hynix's AiM (Accelerator-in-Memory)*
- *White Papers: <https://product.skhynix.com/support/downloads/kits.go>*

System Extensions of AiMX Card for Datacenter

- LLM Trend in Datacenter
- MHA in AiM
- Extended AiMX Card




Large Language Model Trend in Datacenter (1)

Fully-Connected Layer


- Increase batch size
- Memory-bound GEMV \rightarrow Compute-bound GEMM

**Matrix-Vector Product
(GEMV)**

$$y \leftarrow \alpha Ax + \beta y$$




Batch size 1




**Matrix-Matrix Product
(GEMM)**

$$C \leftarrow \alpha AB + \beta C$$




Batch Size N




Multi-Head Attention

- Remain as GEMV
- MHA portion increase as batch size increase

$$y \leftarrow \alpha Ax + \beta y$$



Property of LLMs in Datacenter




Large Language Model Trend in Datacenter (2)

Fully-Connected Layer

- Increase batch size
- Memory-bound GEMV \rightarrow Compute-bound GEMM

Matrix-Vector Product (GEMV)


$$y \leftarrow \alpha Ax + \beta y$$



Batch size 1

Matrix-Matrix Product (GEMM)

$$C \leftarrow \alpha AB + \beta C$$




Batch Size N

Multi-Head Attention


- Remain as GEMV
- MHA portion increase as batch size increase

$$y \leftarrow \alpha Ax + \beta y$$




Property of LLMs in Datacenter

Memory-bound (Yellow) Compute-bound (Green)




Multi-Head Attention in AiM

Multi-Head Attention



AiM Aware Key/Value Matrix Placement




- **Asymmetric Matrix**
 - QK^T : Small Input Vector Size
 - SV : Small Output Vector Size
 - Many Heads
- **Consistency**
 - Key, Value Matrix Updated as Input Token Given

- **Key**
 - Gather Newly Generated Key Vectors into 1 Bank
- **Value**
 - Spread Newly Generated Value Vectors across All Banks

Extended AiMX Card

Extended AiMX Card Prototype




Specification

Form Factor		FHFL (H100/A100 compatible)
Configuration		2 FPGA* x 32 AiM package
AiM	Capacity	32 GB
	Bandwidth	170 GB/s (@2.67Gbps**)
Thermal Cooling		Passive

- Non-JEDEC Rank-like GDDR6 Configuration To Overcome IO Limit of FPGA

Performance Evaluation (OPT3-30B)



(*) Xilinx Virtex UltraScale+ (VU9P)

(**) 1/6 of peak data rate of GDDR6, 16Gbps (or 1TB/s)

Note: FC layers in GPU, MHA in AiMX when batch size > 1

(***) H100 80GB GPU

(****) Estimated by in-house performance model because extended AiMX prototype cards are in bring up process. Number of AiMX is set to match capacity of H100 GPU.

Plan of AiM/AiMX for Datacenter

Live Demo in 2024



*San Jose,
SEP 09-12*





*San Jose,
OCT 15-17*



*Atlanta,
NOV 17-22*

LLM Inference Demonstration




Future Target

- High Capacity Solution
 - LPDDR-AiM
 - Up to 256GB/Card
- Super excellency in both System Performance and Energy Efficiency

SDK is Available Now!
Collaborate with SK hynix!
SKhynix_PIM@skhynix.com

- Larger Model
- Multi-head Attention w/ Multi-batch




AiM & AiMX for On-device AI

- On-device AI Trend
- LPDDR-AiM
- AiMX for On-device AI


On-device AI Prospect

On-device AI Smartphone Prospect




Source: SK hynix Marketing Forecast

Bandwidth Requirement Prospect for On-device AI




Why PIM for on-device AI?

Individualization




Low Batch Size
Memory Bound

Form Factor



Restricted Area

Battery



Energy Efficient


SK hynix

LPDDR-AiM

- Accelerate GEMV
- Replace Main Memory
- High Energy Efficiency

LPDDR-AiM


Higher Utilization



- Optimize Datapath
- Relieve State Diagram Restriction

Note: Assuming both LPDDR5-based with INT8 precision, but different architecture

Compatibility



- Not Change Existing LPDDR Commands/Performance
- Protocol to Minimize Overhead Between PIM <> RD/WR

Expected Specification


LPDDR-AiM (per die)	
Memory Density (GB)	1~2
Organization	X16
IO Data rate	9.6
(External) Bandwidth*	19.2 GB/s
Numeric Precision	INT4/8
Processing Unit (PU)	16 PU/die
Compute Throughput**	307.2 GOPS
Internal Bandwidth*	153.6 GB/s

LPDDR-AiM (per package)	
Number of Dies	4~8
Memory Density (GB)	4~16
Organization	X64
(External) Bandwidth*	76.8 GB/s
Compute Throughput**	1228.8 GOPS
Internal Bandwidth*	614.4 GB/s


*Note: Assuming AiM is based on LPDDR5, existing fastest LPDDR
 (*) Defined as a peak during burst operations (tCCDL)
 (**) INT8 based estimation*

AiMX System for On-device AI


AiMX System for Datacenter



AiMX System for On-device AI



- Similar Architecture as AiMX System for Datacenter
- Need to Modify Current Mobile AP or Client CPU




Design Choices for Future AiM/AiMX

- AiM
- SoC
- Software

Design Choices - AiM

Precision



- Binary, INT, FP, BF, MX, ...
- Scale Factor
- Heterogeneous Precision


Functionality



- GEMV
- GEMM
 - Batch, GQA, ...
 - Hybrid Bonding
- Other Application?


Design Choices - SoC

Arbitration



- Coarse-grained Normal & PIM Interleaving
 - Minimize Switch Overhead
 - *cf) Write Request Draining*


Power/ Thermal Balance



- Power Throttling
 - MAC-to-MAC Latency
 - #Banks to MAC
- Dynamic Power Supply


Design Choices - Software

Large Page Size




- To Place Weight Data into AiM-Aware Manner

Memory Management



- PIM-Aware Memory Swap Policy

Conclusion



Beyond Memory..

Architecture

Chip

System





Extension

GDDR6-AiM

AiMX

Extended
AiMX

High Cap./Perf.
Solution for Datacenter



2020

2022

2023


2024

Application,
Hybrid Bonding,
CXL-PIM, ...

AiM/AiMX
for On-device AI




SDK is Available Now!
Collaborate with SK hynix!
SKhynix_PIM@skhynix.com



Architecture


SKhynix
LPDDR-
AiM

Chip




System

Boost Your
App. with
SK hynix!



Thank You



Q&A

SKhynix_PIM@skhynix.com