

A large, stylized, light gray letter 'A' is positioned on the left side of the slide. It has a modern, geometric design with a central negative space.

# The Journey to AI Pervasiveness


**Victor Peng**  
President, AMD

# Evolution of AI

## Early History: Supervised Learning, Perceptrons, MNIST

1960s

1989



V11 M Chip  
~1984







Early NPUs at ISSCC  
1991




Alpha 21264  
~1998

# Evolution of AI




			
<p>First FPGA SOC <b>AMD Zynq™ 7040</b> ~2013</p>	<p>First AIE Device <b>VC1902</b> ~2021</p>	<p>Largest FPGA Ever <b>VP1902</b> ~2022</p>	<p>Leadership GPU for AI Inference <b>MI300X</b> ~2024</p>

# The Journey to AI Pervasiveness in Supercycles



# The Investment and Value Creation Race



Today's AI

AI Pervasiveness

Reported revenue for 2023, internally estimated numbers based on <https://www.sequoiacap.com/article/ais-600b-question/> for visualization


# The Challenges Ahead



Additional challenges: High quality data, safety, reliability, confidentiality...

On the technology side: Foremost power source & distribution, and diverse requirements of diverse use cases

# Power to Train Frontier Models



Exponential growth in model sizes drives massive increase in energy required for training

Total data center power capacity limits model size

# Energy Efficiency Concerns all Segments

## Cloud

- Total data center power capacity limits model size
- Network power contribution is significant (~20%)

## Endpoints


- Trade-off between user experience and battery life

## Embedded

- Total power envelop highly constrained

At larger scale we can amortize system overheads for more efficiency

## System-Level Breakdown of Power



# Different Requirements Across Segments

## Cloud AI


- 1000+ of AI TFLOPS per GPU
- TCO
- Interconnect to thousands of nodes
- Feature velocity critical

## Endpoint AI

- 100s of AI TOPS per APU
- Interactive latency
- Highly optimized vendor libraries
- Feature velocity for developers

## Embedded AI

- 10s of AI TOPS per SOC
- Real-time requirements driving low latency
- Form factor & functional safety focused workloads
- Customization, I/O



# AMD Solutions to Address Key Challenges

1

Energy-Efficient  
Performance

2

Diverse  
Requirements

Today's AI


AI Pervasiveness

# AMD - Leadership Track Record in Energy Efficiency

A decade of focus on energy efficiency

Leadership efficiency products in server, client, graphics and HPC

## Performance/Watt




\*Normalized to Naples 32C (7601), based on EPYC processor TDP and SpecIntRate2017  
Naples: 141, 180W TDP; Milan: 424, 280W; Genoa: 904, 400W; Bergamo 948, 360W  
<https://www.spec.org/>



# Energy Efficiency Gains at Silicon Level

Technology gains slowing but essential




Energy Efficiency

Density

Based on AMD internal estimates


# Cost Scaling Challenges

## New node introduction rate is slowing



## While costs continue to increase

(Cost per yielded mm<sup>2</sup> for a 250mm<sup>2</sup> die)



# Advanced Packaging: Significant Gains in Energy-Efficient Performance


Energy-efficient performance needs tight integration

2.5D enables co-packed compute with HBM

AMD 3D V-Cache™ technology drives energy efficiency leadership

Advanced 3D hybrid bonding provides **by orders of magnitude the densest, most power efficient chiplet interconnect** through higher bandwidth and lower latency

Relative Bits/Joule



Source: Internal AMD Data

# Enabling Further Efficiency through Advanced Quantization



Adapt algorithms to use lower precision math for significant improvements in energy efficiency

- FP8 in MI325X and FP4 and FP6 in MI350X

Advancing innovation in quantization

Novel research into accumulator-aware quantization<sup>[1]</sup>

Collaborating through open-source<sup>[2]</sup>



[1] <https://arxiv.org/abs/2301.13376>

[2] [brevitas/src/brevitas\\_examples/imagenet\\_classification/a2g](https://github.com/brevitas/brevitas_examples/imagenet_classification/a2g)

# Efficiency through Specialization with Dataflow

AI model mapped as dataflow architecture

Eliminates intermediate buffering between layers


Additional opportunities/research

- Fine-granular customization of datatypes, operations and connectivity
- Potentially replicating irregular sparse compute graphs
- Demonstrates huge potential with ~4500x on FPGAs

DNN Dataflow Execution Architecture




Energy per Inference [uJoules]



# Efficiency through Heterogeneity

## 3<sup>rd</sup> Generation AMD Ryzen™ AI Technology



### Next-Gen GPU

Up to 16 Compute Units

**AMD**  
RDNA 3.5

### Next-Gen CPU

Up to 12 Cores, 24 Threads



### Next-Gen NPU

Industry-leading 50 NPU TOPS


**AMD**  
XDNA 2

# Efficiency in Data Centers: Reducing Data Movement Energy

Networking is significant power contributor at data center scale

Maximizing locality at data center level becomes critical to efficiency


Hierarchical interconnects with scale-up and scale-out



# Efficiency Through Scale-up Interconnects MI300X Infinity Platform

Direct connectivity for 8 OAMs via AMD  
Infinity Fabric™

896 GB/s AMD Infinity Fabric™  
Bandwidth



# AMD Solutions to Address Key Challenges

1

Energy-Efficient  
Performance


2

Diverse  
Requirements

Today's AI

AI Pervasiveness


# Broad Portfolio to Address Diverse Spectrum of Requirements



4th Gen  
AMD EPYC™  
Processors




AMD Instinct™  
AI Accelerators



AMD Versal™  
FPGAs and SoCs



AMD Radeon™  
GPUs




AMD Ryzen™  
Mobile Processors

From Cloud to Embedded


# Device Diversity with Leadership in Chiplet and Packaging Technology

---

- Long history in modularity through chiplet and advanced packaging
- Leveraging technology across markets
- Accelerated enabling of new device families to cater for emerging diverse AI requirements



# Holistic Co-Design and Optimization to Unlock Full Efficiency and Performance



From model parallelization, training libraries, compiler stacks, kernel libraries, runtimes, to hardware architectures

# Open Ecosystem Driving Accelerated Innovation

Open-source research, code sharing, standards and datasets enabled critical innovation in AI

- ImageNet
- PyTorch
- “Attention is all you need”
- Llama3

Committed to open collaboration and community innovation



700,000+ models run out-of-box on AMD ROCm™ platform



Fully upstreamed AMD ROCm™ platform support

Quantization Libraries such as Brevitas




Fully upstreamed AMD ROCm™ platform support

Used for key LLM kernel generation




# On the Way to AI Pervasiveness

## Active Adoption from Cloud to Embedded




# Llama 3.1 enabled by MI300X GPUs



Llama 3 

Adopted from: <https://infohub.delltechnologies.com/en-us/p/amd-instinct-tm-mi300x-accelerators-on-poweredge-tm-xe9680-rack-server-with-lora-fine-tuning-vllm-model-serving/>


- Democratizing **Frontier-Level AI** Through Open Source
- Energy Efficiency Through Compact Parameter Footprint
- 405B on a **single 8-GPU** server



**Program** a better  
asparaginase  
protein to **starve**  
cancer cells of  
asparagine




Generative AI for Molecule Programming Accelerated by an  
AMD EPYC™ processor and AMD Instinct™ GPU based cloud  
infrastructure



# 310 Foundation: AI revolutionizes biomachine Programmability.



Generative AI for Molecule Programming Accelerated by an  
AMD EPYC™ processor and AMD Instinct™ GPU based cloud  
infrastructure



stability.ai

Text-to-image generation excels in photorealism, processing complex prompts, and generating outstanding results

Advanced by AMD Ryzen™ AI technology

AMD  
together we advance\_



**Kria™ SOM - FPGA based SOC platforms: Accelerating AI in real-time at low power in high constraint environments**



# Search for Elusive Particles at Europe's Large Hadron Collider

CERN use case: **Needle-in-a-haystack search at extreme scale**

- ~ 2.4B collisions/sec producing Pb/s of raw data Real-time machine learning need data analysis

10s thousands of FPGAs 100m underground,

- Each inferencing Tb/s of data with nsec latency

With highly customized dataflow AI accelerators in FPGAs at data-center scale

CERN: Thea Aarrestade (CERN, ETH Zurich): <https://nssmic.ieee.org/2024/program/>  
<https://xilinx.github.io/finn/>



Extreme throughput and nanosecond latency with highly customized dataflow AI accelerators in FPGAs at data center scale.

AMD  
together we advance\_



**AMD is delivering full stack performant and power efficient solutions with partners and the ecosystem to customers from cloud to endpoints and embedded**

Visual created using Midjourney

**AMD** 

**together we advance\_**

# Endnotes

- GD-83: Use of third-party marks/logos/products is for informational purposes only and no endorsement of or by AMD is intended or implied.
- GD-220a: Ryzen™ AI is defined as the combination of a dedicated AI engine, AMD Radeon™ graphics engine, and Ryzen processor cores that enable AI capabilities. OEM and ISV enablement is required, and certain AI features may not yet be optimized for Ryzen AI processors. Ryzen AI is compatible with all AMD Ryzen 7040 series processors except the Ryzen 5 7540U and Ryzen 3 7440U. Please check with your system manufacturer for feature availability prior to purchase.

# Disclaimer

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions and typographical errors.

The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

## **ATTRIBUTION**

© 2024 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, EPYC, Instinct, Radeon, ROCm, Ryzen, Versal, and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions.